/
BER- tester  for GEB  board BER- tester  for GEB  board

BER- tester for GEB board - PowerPoint Presentation

roy
roy . @roy
Follow
345 views
Uploaded On 2022-05-31

BER- tester for GEB board - PPT Presentation

Main componentsamprestrictions TLK2501 serializer deserializer pseudo random generator Genesys FPGA development board Multiplexer which have bandwidth ID: 912459

ber prbs time test prbs ber test time line counter feed sequence bit signal speed fpga cable multiplexer coaxial

Share:

Link:

Embed:

Download Presentation from below link

Download Presentation The PPT/PDF document "BER- tester for GEB board" is the property of its rightful owner. Permission is granted to download and print the materials on this web site for personal, non-commercial use only, and to display it on your personal computer provided you do not modify the materials and that you retain all copyright notices contained in the materials. By downloading content from our website, you accept the terms of this agreement.


Presentation Transcript

Slide1

BER-tester for GEB board

Slide2

Main components&restrictions

TLK2501

serializer

/

deserializer

/

pseudo

random

generator

Genesys

FPGA

development

board

Multiplexer

which

have

bandwidth

more

than

320 MHz

8-bit

counter

16

driver

chips

We

can

test

only

one

hybrid

connector

at

the

time

Test

line

speed

320MHz

Slide3

TLK2501Can

serialize

and

deserialize

at

speed

of

16 x

clock

speed

.

Can

also

generate

PRBS(

Pseudo

Random

Bit

Sequency

)

PRBS is 2^7-1

lenght

bit

stream

Slide4

How to calculate BER

Solution

1

We

feed

one

differential

pair

at

a

time

with

PRBS

sequence

and

its

inversion. At

the

other

end

of

data

lines

XOR

port

is

used

to

indicate

error

bits

and

feed

in

to

the

counter

.

After

PRBS

sequence

is

send

we

will

acquire

counter

value

to FPGA and

count

BER

value

.

This

approach

will

need

multiplexer

to

split

that

same

test

to

all

line

pairs

in

connector

.

We

probaply

also

need

serializer

to

convert

parallel

stream

from

counter

to

serial

form

.

Slide5

Slide6

How to calculate BER

Solution

2

We

feed

PRBS

sequence

to every

single line at

a

time

and

return

the

signal

with

coaxial

cable

to

the

FPGA

where

we

compare

sended

signal

with

the

signal

from

coaxial

cable

.

We

will

need

multiplexer

for

this

approach

also

.

There

is

possibilty

that

some

data

loss

is

happened

in

coaxial

cable

.

Slide7

Slide8

Problems

What

are

requirements

for

tester

How many lines

at

the

same

time

we

need

to

test

?

Do

we

need

to

know

exact

line

where

problem

is?

How to

display

results

?

Slide9

Suggestions/Questions