Combinational logic n n Input output History SStt s s n clk equence St  S set SR latch R reset S S S S S S S S R R R R  S  S  S  R  R  R   SR latch Arbitrary circuit SR    S Levelsensitive SR latch

Combinational logic n n Input output History SStt s s n clk equence St S set SR latch R reset S S S S S S S S R R R R S S S R R R SR latch Arbitrary circuit SR S Levelsensitive SR latch - Description

S1 S1R1 never 11 R1 brPage 9br S1 Levelsensitive SR latch S1 Clk R1 brPage 10br 100 GHz 001 ns Period Freq 10 GHz 1 GHz 100 MH 01 ns 1 ns 10 ns 100 MH 10 MHz 10 ns 100 ns brPage 11br S1 Levelsensitive SR latch Clk R1 brPage 12br D latch DQ D latch ID: 28821 Download Pdf

149K - views

Combinational logic n n Input output History SStt s s n clk equence St S set SR latch R reset S S S S S S S S R R R R S S S R R R SR latch Arbitrary circuit SR S Levelsensitive SR latch

S1 S1R1 never 11 R1 brPage 9br S1 Levelsensitive SR latch S1 Clk R1 brPage 10br 100 GHz 001 ns Period Freq 10 GHz 1 GHz 100 MH 01 ns 1 ns 10 ns 100 MH 10 MHz 10 ns 100 ns brPage 11br S1 Levelsensitive SR latch Clk R1 brPage 12br D latch DQ D latch

Similar presentations


Download Pdf

Combinational logic n n Input output History SStt s s n clk equence St S set SR latch R reset S S S S S S S S R R R R S S S R R R SR latch Arbitrary circuit SR S Levelsensitive SR latch




Download Pdf - The PPT/PDF document "Combinational logic n n Input output His..." is the property of its rightful owner. Permission is granted to download and print the materials on this web site for personal, non-commercial use only, and to display it on your personal computer provided you do not modify the materials and that you retain all copyright notices contained in the materials. By downloading content from our website, you accept the terms of this agreement.



Presentation on theme: "Combinational logic n n Input output History SStt s s n clk equence St S set SR latch R reset S S S S S S S S R R R R S S S R R R SR latch Arbitrary circuit SR S Levelsensitive SR latch"— Presentation transcript:


Page 1

Page 2

Page 3
Combinational logic n1 n0 Input output History/ S/Stt s1 s0 n0 clk equence /St
Page 4
S (set) SR latch R (reset) S=0 S=0 S=1 S=0 S=0 S=0 S=1 S=0 R=1 R=0 R=0 R=0
Page 5
S= 1 S= 0 S= 0 R= 1 R= 0 R= 0
Page 6
SR latch Arbitrary circuit SR = 11
Page 7
S1 Level-sensitive SR latch Q R1 Level-sensitive SR latch symbol
Page 8
S1 Level-sensitive SR latch Clk R1 Though SR=11 briefly... S1 ...S1R1 never = 11 R1
Page 9
S1 Level-sensitive SR latch S1 Clk R1
Page 10
100 GHz 0.01 ns Period

Freq 10 GHz 1 GHz 100 MH 0.1 ns 1 ns 10 ns 100 MH 10 MHz 10 ns 100 ns
Page 11
S1 Level-sensitive SR latch Clk R1
Page 12
D latch DQ D latch symbol
Page 13
D1 Q1 D2 Q2 D3 Q3 D4 Q4 rising edges C4 C3 C2 C1 Clk Clk Clk_A Clk_B
Page 14

Page 15
D flip flop Clk D/Dm D latch D latch Dm Ds Qm Qs Q flip flop Qm/ Ds Cm Cs Qs Cm Cs Qs master servant Clk
Page 16