/
M.A - TE-MPE TM - 3 rd  of April 2014 M.A - TE-MPE TM - 3 rd  of April 2014

M.A - TE-MPE TM - 3 rd of April 2014 - PowerPoint Presentation

enjoinsamsung
enjoinsamsung . @enjoinsamsung
Follow
349 views
Uploaded On 2020-08-03

M.A - TE-MPE TM - 3 rd of April 2014 - PPT Presentation

BIS Application Linac4 and outlook for post LS1 Maxime Audrain TEMPE TM 20140403 On behalf of the TEMPEMS Software Team D Anderson M Dragu K Fuchsberger ID: 796533

mpe april bis 2014 april mpe 2014 bis 3rd fesa gui driver class hardware board checks ls1 cibds ln4

Share:

Link:

Embed:

Download Presentation from below link

Download The PPT/PDF document "M.A - TE-MPE TM - 3 rd of April 2014" is the property of its rightful owner. Permission is granted to download and print the materials on this web site for personal, non-commercial use only, and to display it on your personal computer provided you do not modify the materials and that you retain all copyright notices contained in the materials. By downloading content from our website, you accept the terms of this agreement.


Presentation Transcript

Slide1

M.A - TE-MPE TM - 3rd of April 2014

BIS Application @Linac4 and outlook for post LS1

Maxime AudrainTE-MPE TM, 2014-04-03On behalf of the TE-MPE-MS Software Team:D. Anderson, M. Dragu, K. Fuchsberger, J.-C. Garnier, A. Gorzawski, M. Koza, K.H. Krol, A. Moscatelli, K.Stamos, P.C. Turcu

Slide2

Content

Slide3

Architecture overview

M.A - TE-MPE TM - 3rd of April 2014

Slide4

Introduction

BIS hardware changes involve a follow-up on the software side.RIO3 not supported by CO, running out of spares,Migration to MEN A20 controller involves defining a new driver for the communication from the FESA classes to the board registers.At the same time, provide monitoring for new hardware and operational deployments during LS1.Focusing on clean-up and unification during LS1 to ensure increased maintainability until BIS2 is specified.M.A - TE-MPE TM - 3

rd of April 2014

Slide5

Status of BIS in operation during LS1

Slide6

BIS@LN4, Hardware status

M.A - TE-MPE TM - 3rd of April 2014

Courtesy: Bruno PuccioAlready installedTo be installed E.T.A End of April

Slide7

BIS@LN4, Driver

Encore 2 (DriverGen3 version 2) driver deployed :M.A - TE-MPE TM - 3rd of April 2014

Pros : generate the driver from the Hardware type defined in the CCDB,Cons : no versioning (one hardware definition per driver type).

Slide8

BIS@LN4, FESA

Old “Bic” FESA class is deprecated:Unused properties, deprecated functionalities (old History Buffer), lot of redundancies,“New” (since 2011) CIB FESA class in version 2.10Initially defined for the new deployments with Linux controller in the LN4 and PSB,Reduced number of properties -> easier to maintain,Validated during the last 3 years,“Generic” -> support specificities from board types (CIBM/CIBX/CIBDS boards handled by one FESA class).

M.A - TE-MPE TM - 3rd of April 2014

Slide9

BIS@LN4, GUIs – BIS supervisor

Refactored version of the old LHC/SPS/TL BIS supervisor,Cleaned, no deprecated functionalities, expert oriented,But not adapted for cyclic machines (LN4, PSB, TL, SPS).M.A - TE-MPE TM - 3rd of April 2014

Slide10

BIS@LN4, GUIs – Cycle BIS GUI

A generic monitoring GUI for cyclic machines,Plot per cycle/per channel, with time markers,Filtering per masked, disabled and interlocking inputs (more will come).M.A - TE-MPE TM - 3rd of April 2014

Slide11

CIBDS, Hardware status

Additional asynchronous beam dump trigger to the LBDS,First version in the LAB, will be installed in point 6 for LBDS reliability dry-run (April).M.A - TE-MPE TM - 3rd of April 2014

Courtesy: Stéphane GabourinMore info

Slide12

CIBDS, Driver / FESA / GUI

Hardware type defined in the CCDB:Driver generated, deployed and running in the LAB,Follow-up HW deployment in point 6 (April),CIB FESA class modified to allow communication with the CIBDS board:Added a board type that links to a driver type and enable/disable properties depending on this board type.GUI to be defined at a later stage.M.A - TE-MPE TM - 3rd of April 2014

Slide13

Summary of the current status

3 Driver types:CIBM -> handles CIBM/CIBX boardsCIBG, CIBDS -> CIBG/CIBDS boards2 FESA classes:CIB -> handles CIBM/CIBX/CIBDS boardsCIBG -> handles CIBG board2 GUIs for Linac 4 and PSB:BIS supervisorCycle BIS GUI

M.A - TE-MPE TM - 3rd of April 2014

Slide14

BIS software for the restart

Slide15

Priorities qualification

mandatory for BIS operation after LS1,highly recommended for BIS operation after LS1,Can reuse/recycle functionality from previous/other GUIs!Functionality already provided!M.A - TE-MPE TM - 3rd of April 2014

Slide16

Hardware changes

LynxOS to Linux migration:Change 33 FEC controllers,Reprogram VME interface on 58 CIBM/X & 7 CIBG.Installation:SPS in April,Transfer lines and LHC this summer.M.A - TE-MPE TM - 3rd of April 2014

Slide17

Drivers

Regenerate CIBG driver using new driver version (Encore 2),Deploy the 3 driver types on all related FECs.M.A - TE-MPE TM - 3rd of April 2014

Slide18

FESA

CIB FESA class will stay with version 2.10. Reuse PM property to allow PM data push in case of PM trigger, Inform users of class change (LHC Sequence, SIS).CIBG FESA class (2.10) to adapt to a Linux controller:Plug the class to the Encore driver,Failing rearm issue (delay between A and B loops) to be followed with Verena,Will be done in the following weeks to be ready for the LBDS reliability run.Deploy the 2 classes types on all related FECs.

M.A - TE-MPE TM - 3rd of April 2014

Slide19

BIS GUI - harmonization

Merge functionalities from our current BIS applications into one central application:The minimum: harmonized and cleaned application,BIS monitor functionalities to be merged (follow-up with Jorg),Other non BIS related functionalities to be moved to Fabio Follin application.M.A - TE-MPE TM - 3rd of April 2014

Slide20

BIS GUI – main tasks

Define more filters for device monitoring (per accelerator, beam, location, etc…)Statuses : list of current interlocks, hidden interlocks and masksCommands : executing any command on 1..N BICsM.A - TE-MPE TM - 3rd of April 2014

Slide21

BIS GUI prototype - overview

M.A - TE-MPE TM - 3rd of April 2014

Slide22

BIS GUI prototype – cyclic monitor

M.A - TE-MPE TM - 3rd of April 2014

Slide23

BIS GUI prototype – static monitor

M.A - TE-MPE TM - 3rd of April 2014

Slide24

BIS GUI prototype – statuses

M.A - TE-MPE TM - 3rd of April 2014

Slide25

BIS GUI prototype – commands

M.A - TE-MPE TM - 3rd of April 2014

Slide26

Pre-Current-Post operational checks

DIAMON checks have to be defined ASAP!No control on the implementation of the checks (we only provide specifications), pros are no additional software to maintain, cons are that it might need several iterations to make it right,Set communication between hardware guys and DIAMON guys.Pre-operational checks (sequencer) needs to be reviewed and adapted to the change of the FESA class,Post-operational checks (PM modules) : same hardware as pre-LS1, same PM Buffers, only need to commission the analysis modules.M.A - TE-MPE TM - 3rd

of April 2014

Slide27

Wishes and Vision

Slide28

Wishes !

Operators wishes : Input masked by who, when and why!Information on how to resolve in case of an interlock (application link, procedure, etc…),Use the analysis language to perform pre-operational checks,A common server for SMP and BISProviding information for all applications at CERN (Beam permit flag, decoding information, etc…).M.A - TE-MPE TM - 3

rd of April 2014

Slide29

Vision – Board specifications

A single source for board specifications:Providing information on board and registers, how to decode them and which commands can be performed.M.A - TE-MPE TM - 3rd of April 2014

Register decoding module (JAVA)

Slide30

Vision - FESA

Abstract our FESA classes to avoid code duplication:Might be provided by FESA3 after the LS1M.A - TE-MPE TM - 3rd of April 2014

Slide31

Summary

Slide32

Main tasks

Deploy drivers and FESA classes, Add PM property, inform users of class changes,BIS GUI available for all accelerators and all roles,Add statuses and commands panels,DIAMON checks specification have to be defined ASAP!Pre-operational checks to be adapted to the new FESA class.M.A - TE-MPE TM - 3rd of April 2014

Slide33

Planning

3 sprints starting from the 23rd of April until the 19th of June -> BIS software layers ready for SPS ring commissioning,A few sprints depending on priorities for Transfer lines and LHC integration in the application,Probably not many more dedicated sprints before the restart : time has to be shared with other projects.M.A - TE-MPE TM - 3rd of April 2014

Slide34

Thank you for your attention

Do you have any questions?M.A - TE-MPE TM - 3rd of April 2014