Uploads
Contact
/
Login
Upload
Search Results for 'Adder/subtracterv12.0www.xilinx.com November18'
Chisel-Q: Designing Quantum Circuits
pasty-toler
SIMD Lane Decoupling Improved Timing-Error Resilience
calandra-battersby
The High-Level Synthesis approach to accelerator design
cheryl-pisano
Time-borrowing platform in the Xilinx UltraScale+ family of
test
Time-borrowing platform in the Xilinx UltraScale+ family of
jane-oiler
Fine-grained minimal overhead value-based core power gating
celsa-spraggs
Microcomputer Architecture & Logic Design
trish-goza
Microcomputer Architecture & Logic Design
yoshiko-marsland