Upload
Featured Recent Articles Topics Login Upload

Search Results for 'Processor-Computer'

Processor-Computer published presentations and documents on DocSlides.

CS 240A: Shared Memory & Multicore Programming with Cilk
CS 240A: Shared Memory & Multicore Programming with Cilk
by myesha-ticknor
Multicore and NUMA architectures. Multithread...
CS 240A: Shared Memory & Multicore Programming with Cilk
CS 240A: Shared Memory & Multicore Programming with Cilk
by marina-yarberry
Multicore and NUMA architectures. Multithread...
SONATA: Scalable Streaming
SONATA: Scalable Streaming
by debby-jeon
Analytics . for Network Monitoring. Arpit Gupta. ...
Digital Signal Processor Chip Design
Digital Signal Processor Chip Design
by tatyana-admore
TEAM ADD. Cary Converse. Mark Galligan. Belinda ...
Hyper-V IOMMU Architecture
Hyper-V IOMMU Architecture
by lois-ondreau
Agenda. [Brief] Overview of DMA and Interrupts. H...
dRMT : Disaggregated Programmable Switching
dRMT : Disaggregated Programmable Switching
by karlyn-bohler
Sharad . Chole. , Andrew Fingerhut, Sha Ma, . Ani...
Interrupts and Interrupt Handling
Interrupts and Interrupt Handling
by tawny-fly
David Ferry, Chris Gill. CSE 422S - Operating Sys...
The NASA Smart Watch NASA
The NASA Smart Watch NASA
by tawny-fly
Watch. . History.   This 1965 Omega . Speedmast...
Secure Communication for Distributed Systems
Secure Communication for Distributed Systems
by pamella-moone
Paul Cuff. Electrical Engineering. Princeton Univ...
dRMT : Disaggregated Programmable Switching
dRMT : Disaggregated Programmable Switching
by trish-goza
Sharad . Chole. , Andrew Fingerhut, Sha Ma, . Ani...
Using the VEX Cortex Processor
Using the VEX Cortex Processor
by mitsue-stanley
Kat Baker. July 20-21, 2017. Charge the Batteries...
Dezső Sima © Dezső
Dezső Sima © Dezső
by karlyn-bohler
Sima. . 2013. (. v1.1, . Last updated . 10/12/20...
Chapter 3 Process Description and Control
Chapter 3 Process Description and Control
by pamella-moone
Operating Systems:. Internals and Design Principl...
Programmable switches Slides courtesy of Patrick
Programmable switches Slides courtesy of Patrick
by myesha-ticknor
Bosshart. , Nick McKeown, and Mihai . Budiu. Outl...
OOO Pipelines Smruti R. Sarangi
OOO Pipelines Smruti R. Sarangi
by debby-jeon
Contents. In-order Pipelines. Out-of-order Pipeli...
Moly W5 Chase Your Youth
Moly W5 Chase Your Youth
by giovanna-bartolotta
Dual SIMs support . Support 2G/3G/4G LTE. No need...
CS4101 嵌入式系統概論
CS4101 嵌入式系統概論
by test
Interrupts. . Prof. Chung-Ta King. Department of...
Digital Signal Processing
Digital Signal Processing
by myesha-ticknor
Lab . 2: Embedded DSP implementation of energy-ba...
dRMT : Disaggregated Programmable Switching
dRMT : Disaggregated Programmable Switching
by calandra-battersby
Sharad . Chole. , Andrew Fingerhut, Sha Ma, . Ani...
1 of
1 of
by faustina-dinatale
29. A One-Shot Dynamic Optimization Methodology f...
Overcoming Resource Underutilization in Spatial CNN Acceler
Overcoming Resource Underutilization in Spatial CNN Acceler
by calandra-battersby
Yongming Shen. , Michael . Ferdman. , Peter Milde...
Facts
Facts
by aaron
About . High-Performance . Computing. Massive . C...
Optimization and Parallelization of CBD models
Optimization and Parallelization of CBD models
by karlyn-bohler
Konstantinos Theodorakos. January 2015. Modern Pr...
Chapter 9
Chapter 9
by alexa-scheidler
Uniprocessor Scheduling. Operating Systems:. Inte...
Hardwiring the OS Kernel into a Java
Hardwiring the OS Kernel into a Java
by tatyana-admore
Application Processor. Chun-Jen Tsai. , . Cheng-J...
PRAM Algorithms
PRAM Algorithms
by debby-jeon
Sathish. . Vadhiyar. PRAM Model - Introduction. ...
Objects as a programming concept
Objects as a programming concept
by min-jolicoeur
Topic D.1.2. Distinguish between an . object. . ...
Implementing SpaceWire-D in RTEMS for the AT6981 Processor
Implementing SpaceWire-D in RTEMS for the AT6981 Processor
by luanne-stotts
David Gibson. David Paterson. , Steve . Parkes, S...
Description of Class Projects
Description of Class Projects
by alida-meadow
Spring 2017. Marek Perkowski. There is similarity...
OpenCAPI
OpenCAPI
by tatyana-admore
TM. . - . A New Standard for High Performance Me...
Real Processor Architectures
Real Processor Architectures
by min-jolicoeur
Now that we’ve seen the basic design elements f...
Advanced Architectures
Advanced Architectures
by yoshiko-marsland
Performance. The speed at which a computer execut...
LegUp
LegUp
by luanne-stotts
: High-Level Synthesis . for FPGA-Based Processor...
Volume Licensing Readiness: Level 100
Volume Licensing Readiness: Level 100
by test
Windows Server 2016. System Center 2016. July 201...
1 Lecture 2: Parallel computational models
1 Lecture 2: Parallel computational models
by giovanna-bartolotta
2. 　. Turing machine. 　. RAM (. Figure . ). ...
Nik jedrzejewski
Nik jedrzejewski
by trish-goza
product manager. i. .MX. March 2017. leveraging F...
CPU Central Processing Unit
CPU Central Processing Unit
by cheryl-pisano
P2 -. Central processor unit (CPU): types; speed;...
Towards Anonymous Communication Infrastructure
Towards Anonymous Communication Infrastructure
by calandra-battersby
There are many existing anonymous communication s...
NCEP’s UNIFIED POST PROCESSOR (
NCEP’s UNIFIED POST PROCESSOR (
by liane-varnes
U. PP). Hui-Ya Chuang. NOAA/NCEP/EMC. 2015 NMMB T...
broker and processor perspectives related to the distributi
broker and processor perspectives related to the distributi
by celsa-spraggs
John McCormick. S.J. Snipes II. Source Dispositio...