PPT-Packet Caches on Routers:

Author : yoshiko-marsland | Published Date : 2018-03-14

The Implications of Universal Redundant Traffic Elimination Ashok Anand Archit Gupta Aditya Akella University of Wisconsin Madison Srinivasan Seshan Carnegie

Presentation Embed Code

Download Presentation

Download Presentation The PPT/PDF document "Packet Caches on Routers:" is the property of its rightful owner. Permission is granted to download and print the materials on this website for personal, non-commercial use only, and to display it on your personal computer provided you do not modify the materials and that you retain all copyright notices contained in the materials. By downloading content from our website, you accept the terms of this agreement.

Packet Caches on Routers:: Transcript


The Implications of Universal Redundant Traffic Elimination Ashok Anand Archit Gupta Aditya Akella University of Wisconsin Madison Srinivasan Seshan Carnegie Mellon University. Although large caches can significantly improve performance they have the potential to increase power consumption As feature sizes shrink the dominant component of this power loss will be leakage However during a fixed period of time the activ ity i H I G H E N D C A P A B I L I T I E S F O R L O W E R S C A L E A P P L I C A T I O N S A P P L I C A T I O N S Small service provider session border controller SBC access and interconnect 0HPEHU57347RI573472UDFOH57526V57347657347FOXVWHU Session rou caches and data caches are always identical in size or differ by a factor of 2X, but no more. The primary caches range from 8 KB to 128 KB with SA ranging from direct mapped to 8-way. Small instruct ECE . 751. Brian Coutinho. ,. David Schlais. ,. Gokul Ravi. &. Keshav . Mathur . Summary. Fact. : Accelerators gaining popularity - to improve performance and energy efficiency. Problem. : Accelerators with scratchpads require DMA calls to satisfy memory requests (among other overheads). Hitesh Ballani, Paul Francis, Tuan Cao and Jia Wang. Cornell University and AT&T Labs-Research. Presented by Gregory Peaker, Zhen Qin. Outline. Motivation. ViAggre design. Allocating aggregation points. Hakim Weatherspoon. CS 3410, Spring 2013. Computer Science. Cornell University. P & H Chapter . 5.2-3, 5.5. Goals for Today: caches. Writing . to the Cache. Write-through . vs. Write-back. Cache Parameter Tradeoffs. Mark . Crovella. and . Balachander. Krishnamurthy. Properties to Measure. Physical Properties. Links. wired. , . wireless. radio spectrum. propagation delay, capacity, packet delay, packet loss, jitter. CS 3410, Spring 2011. Computer Science. Cornell University. See P&H . 5.2 (writes), 5.3, 5.5. Announcements. HW3 available due . next. Tuesday . HW3 has been updated. . Use updated version.. Work with . February 2015. GEOCACHING. The Modern Treasure Hunt. What is . geocaching. ?. Geocaching.com definition:. “. Geocaching. is a real-world, outdoor treasure hunting game using GPS-enabled devices. Participants navigate to a specific set of GPS coordinates and then attempt to find the . ECE . 751. Brian Coutinho. ,. David Schlais. ,. Gokul Ravi. &. Keshav . Mathur . Summary. Fact. : Accelerators gaining popularity - to improve performance and energy efficiency. Problem. : Accelerators with scratchpads require DMA calls to satisfy memory requests (among other overheads). Theoretical Analysis. . Motivation. . Challenges. Learning Caching Policies with Subsampling . Haonan. Wang, Hao He, Mohammad Alizadeh, Hongzi Mao. . MIT Computer Science and Artificial Intelligence Laboratory. Placement and Management. Andreas . Moshovos. University of Toronto/ECE. Short Course, University . of Zaragoza, . July 2009. Most slides are based on or directly taken from material and slides by the original paper authors. Anirudh . Sivaraman. Traditional network architecture. Simple routers; most functionality resides on end hosts. But, today’s reality is very different. We are demanding more from routers: ACLs, tunnels, measurement . Keshav . Harisrikanth. , . Srijan. Chakraborty, Sean Ngo. Architecture Concepts. Instruction Set Architecture (ISA). Performance, Energy, Power. Memory Hierarchy. Caches. Virtual Memory (VM). Pipelines and Hazards.

Download Document

Here is the link to download the presentation.
"Packet Caches on Routers:"The content belongs to its owner. You may download and print it for personal use, without modification, and keep all copyright notices. By downloading, you agree to these terms.

Related Documents