Multichannel Phased Array RADAR Prototyping Platform httpswwwanalogcomendesigncenterevaluationhardwareandsoftwareevaluationboardskitsquadmxfehtml Features High channel density in 105 x 45 Form Factor ID: 934798
Download Presentation The PPT/PDF document "“Quad MxFE ” ADQUADMXFE1/2/3EBZ" is the property of its rightful owner. Permission is granted to download and print the materials on this web site for personal, non-commercial use only, and to display it on your personal computer provided you do not modify the materials and that you retain all copyright notices contained in the materials. By downloading content from our website, you accept the terms of this agreement.
Slide1
“Quad
MxFE
” ADQUADMXFE1/2/3EBZ
Multi-channel Phased Array RADAR Prototyping Platformhttps://www.analog.com/en/design-center/evaluation-hardware-and-software/evaluation-boards-kits/quad-mxfe.html
FeaturesHigh channel density in 10.5” x 4.5” Form Factor16Tx/16Rx from 4x AD9081 (ADQUADMXFE1/2EBZ)16Tx/8Rx from 4x AD9082 (ADQUADMXFE3EBZ)On-board power supply reference designPowered from 12V adapter (included)110 Watt Max Power ConsumptionSingle-ended 500MHz (0dBm) Clock Reference input required for clocking entire platformHMC7043 Reference Clock & SYSREF DistributionMultiple Frequency Bands2.7 – 3.7GHz Rx/ 0.1 – 4GHz Tx (ADQUADMXFE1EBZ, 4x AD9081)0.1 – 1.8GHz Rx / 0.1 – 5.8GHz Tx (ADQUADMXFE2EBZ, 4x AD9081)3.1 – 5.8GHz Rx / 0.1 – 5.8GHz Tx (ADQUADMXFE3EBZ, 4x AD9082)
Flexible
MxFE
clock optionsDirect clock from 4x ADF4371 on-board PLLsExternal direct clock with cap rotateLow frequency clock from on-board HMC7043 and on-chip PLL Full Software Reference DesignHDL reference designEmbedded Linux design with LibIIO interfaceMATLAB add-on & example application scripts including multi-chip synchronization, pFIR design and loopbackMATLAB customer GUIEthernet & USB InterfacesMultiple JESD204B/C Use Cases SupportedFour SERDES lane pairs per MxFEFMC+ Connector for Interfacing to VCU118 Board (VCU118 not included)
The “Quad
MxFE
” is a phased array RADAR prototyping platform that features 4 of the AD9081 or AD9082
MxFE
chips. The board is intended for ADEF (Phased-Array, RADAR, EW, SATCOM), Communications Infrastructure (Multiband 5G and
mmWave
5G) and Electronic Test and Measurement applications.
Slide2“Quad
MxFE” ADQUADMXFE1EBZ
Multi-channel Phased Array RADAR Prototyping Platform Quad
MxFE Performance Specifications(Specified for 250MSPS JESD204C Tx Mode 11 Rx Mode 4 Use Case between 2.7 and 3.7GHz)
RF Performance
Clocking
RF Frequency Range
2.7 – 3.7GHz Rx/ 0.1 – 4GHz Tx
ADF4371 Direct Clock
12GHz, Single Ended
RF Channels
16 Tx / 16 Rx (4x AD9081)
Board Clock Reference500MHz, 0dBmSMA ConnectorSupported Use CasesJESD204B (250MSPS)JESD204C (250MSPS, 1GSPS, 2GSPS)External Clock Connectors4x SMPMRx Input Attenuation0 – 15dB HMC540SClock/SYSREF DistributionHMC7043LVDS (Reference Clocks), LVPECL (SYSREFs)Max RF Input PowerSee Rx Saturation Graph Below(0 dB Attenuation, -1dBFS for Quad Board Rx Channel)Clock Rates (Max)12GSPS DAC / 4GSPS ADCSFDR vs. Frequency Tx Single CH: 70 to 78dBTx Combined CHs: 85dBRx Single CH: 68 to 80dBRx Combined CHs: 80 to 90dBI/OTx Power vs. Frequency[NCO Gain scale = 0.7][2.7 to 3.7GHz][DAC Full Scale Current (FSC) 5mA]: -16.3 to -18 dBm[DAC FSC 20mA]: -4.3 to -5.9 dBm[DAC FSC 40mA]: 1.7 to 0.1 dBm RF Output Connectors32x MMCXInput IP3Typical >5dBm, Worst >2dBm Connector SpacingX-Band Lattice 600mils Channel-Channel, 300mils Between ConnectorsPhase NoiseSee Below FPGA InterfaceFMC+ Connector (Mating to VCU118)Packaging Control InterfacesGigabit Ethernet (Control), USB (JTAG & Control) Form Factor10.5” x 4.5” Control MethodsLibIIO to IIO Oscilloscope, MATLAB, Python PowerSingle 12V Supply, 110 W Max Draw Software AvailableHDL, Linux Image, MATLAB Add-on/Application Examples, MATLAB GUI Cooling5V Fan Connectors for Cooling MxFEsAdditional External Fan RequiredSupported Application ExamplesMulti-Chip Synchronization, pFIR Filter Equalization, Low-Latency ADC to DAC Loopback, Beamforming