/
PCI Express® 4.0 and 5.0: The Future of NVMe™ Technology PCI Express® 4.0 and 5.0: The Future of NVMe™ Technology

PCI Express® 4.0 and 5.0: The Future of NVMe™ Technology - PowerPoint Presentation

nersonvisa
nersonvisa . @nersonvisa
Follow
345 views
Uploaded On 2020-11-06

PCI Express® 4.0 and 5.0: The Future of NVMe™ Technology - PPT Presentation

2019 NVMe Annual Members Meeting and Developer Day March 19 2019 Prepared by Justin Wenck Senior Technical Marketing Engineer at Intel PCISIG Agenda PCISIG Overview Form Factors NVMe ID: 816239

performance pcie intel pci pcie performance pci intel drive future sata ssd sig storage express data amp iops compatibility

Share:

Link:

Embed:

Download Presentation from below link

Download The PPT/PDF document "PCI Express® 4.0 and 5.0: The Future of..." is the property of its rightful owner. Permission is granted to download and print the materials on this web site for personal, non-commercial use only, and to display it on your personal computer provided you do not modify the materials and that you retain all copyright notices contained in the materials. By downloading content from our website, you accept the terms of this agreement.


Presentation Transcript

Slide1

PCI Express® 4.0 and 5.0: The Future of NVMe™ Technology2019 NVMe™ Annual Members Meeting and Developer DayMarch 19, 2019 Prepared by Justin Wenck, Senior Technical Marketing Engineer at Intel, PCI-SIG

Slide2

AgendaPCI-SIG OverviewForm Factors

NVMe

& PCIe 3.0PCIe 4.0 SpecificationPCIe 5.0 SpecificationSummary

Slide3

PCI-SIG SnapshotOrganization that defines the PCI Express

®

(PCIe®) I/O bus specifications and related form factors.800+ member companies located worldwide.Creating specifications and mechanisms to support compliance and interoperability. Market categories of the newer PCI-SIG members:Virtual realityAutomotiveArtificial intelligenceTelecommunicationsStorage

SSD controllersTablet/PC R&D0

Board of Directors

2018-2019

Gord Caruk Fellow Design EngineerGreg Casey Senior Architect & Strategist, Server CTO Team

Michael KrauseVP and Fellow

Al YanesDistinguished EngineerDebendra Das Sharma Intel Fellow, Director of I/O Technology & Standards Group Rick EadsPrincipal Program Manager

Michael DiamondSr. Director of Strategic MarketingRick WietfeldtSenior TechnologistRichard SolomonTechnical Marketing Manager

Slide4

Market Segments Addressed by

PCIe

®

Artificial IntelligenceHigh-performance High-bandwidth

AutomotiveHigh-performanceReliability Availability

Serviceability CloudScalable architectureIncreased performanceReduced TCOEnterprise ServersRedundancy/failoverUbiquityPower savings PC/Mobile/IoTFaster performancePower efficiencyLow latency

StorageFaster data transferBetter user experienceUbiquity

Slide5

PCIe

®

Roadmap: Specification Completion

PCIe

1.0

@ 2.5GT/s

PCIe

2.0

@ 5.0GT/s

PCIe

3.0

@ 8GT/s

PCIe

4.0

@ 16GT/s

2003

2006

2010

2017

2019

PCIe

5.0

@ 32GT/s

Continuous improvement with data rate as well as usage models; doubling bandwidth and improving capabilities

In Planning

Slide6

6

PCI

eForm FactorsPCIe*/NVMe

*. Design for a Range of Objectives.Low PowerServer PerformanceHigh Performance

42, 80, and 110mm lengths, smallest footprint of PCIe connector form factors, use for boot, for max storage density, for PXI/AXIe ecosystem

2.5in makes up the majority of SSDs sold today because of ease of deployment, hotplug, serviceability, and small form factorSingle-Port x4 or Dual-Port x2M.2CEM Add-in-cardU.2Add-in-card (AIC) has maximum system compatibility with existing servers and most reliable compliance program. Higher power envelope, and options for height and length

Slide7

NVM Express™ and PCI Express 3.0NVMe and PCIe enable performance and latency scalabilityPCI Express benefits include; scalable performance through lane utilization, lower power consumption, and reduced latency

Slide8

1

8

PCIe/

NVMe*. Extending Usable Capacity.Source – Intel: Intel® SSD D5-P4320 results are simulated and SATA* data is from Micron datasheet. PCIe* IOPS based on simulated 4K random read, queue depth of 256, performance estimates conducted by Intel for the Intel D5-P4320/D5-P4326 PCIe-based QLC SSD at different capacities: 3.84TB; 7.68TB; 15.36TB, and 30.72TB. SATA IOPs set to 100K IOPs for all capacity points based on 100K IOPS being the max possible for current competitive SATA base SSDs from Micron. The Micron 5200 Series* NAND Flash SSDs data sheet showing a max 4K random read QD32 IOPs of 95K IOPs for 3.84TB, and 7.68TB SKUs.Datasheet located here: https://www.micron.com/parts/solid-state-storage/ssd/mtfddak7t6tdc-1at16ab?pc={1E253C11-6399-4D14-A445-F1DE2EB7ECAC}. Tests document performance of components on a particular test, in specific systems. Differences in hardware, software, or configuration will affect actual performance. Consult other sources of information to evaluate performance as you consider your purchase. For more complete information about performance and benchmark results, visit www.intel.com/benchmarks.

Performance results are based on testing as of July 2018 and may not reflect all publicly available security updates. See configuration disclosure for details. No product can be absolutely secureUsable capacity threshold. https://blog.netapp.com/blogs/the-importance-of-io-density-in-delivering-storage-as-a-service-part-1*Other names and brands may be claimed as property of others.

At higher capacities, SATA interface limits performance capabilitiesPCIe/NVMe interface accelerates workloads at larger capacities PCIe

2.8x

4.3x6.9x

7.6x

Performance required by certain storage workloads2SATA*

Slide9

9PCIe*/

NVM

e*. Widening the Performance Advantage.SATA and SAS interfaces are saturated

PCIe performance delivers scalability for emerging workloads and storage consolidationCurrent gen interfaces compare SATA 3.0, SAS 3.0 and PCIe 3.1 x 4 and interface speed is publically available. PCIe 4.0 specification is available at https://pcisig.com/specifications. PCIe 5.0 performance is based on target from PCI-SIG.Continued solution-wide

innovation

6.5x faster up to26x faster up to

Slide10

Required BW for Uncompressed Video

Source: T. Coughlin, "How Big Are Your Dreams? Gauging the Size of Future Content [The Art of Storage]," in 

IEEE Consumer Electronics Magazine, vol. 6, no. 2, pp. 108-124, April 2017.

Slide11

Forward Insights. SSD Insights Q4/18. November 2018.11

Transition is Here.

Pricing Will Accelerate.Data explosion is driving SSD adoption SSD market CAGR of 14.8% during 2016-2021 Source: IDC

PCIe SSD market to surpass a CAGR of 33% during 2016-2020 Source: TechnavioPCIe adoption is accelerating Source: SSD Insights Q1/18, Forward Insights

Slide12

12

TCO Savings Over 5 Years

Same

Performance ~ 50GB/s

SATA- Intel S4510

PCIe

3.0- Intel P4510

PCIe

4.0- Future Drive

PCIe

5.0- Future Drive

TCO Savings

Baseline

$62,117

$84,394

$97,198

Total Drives

90

16

8

4

Sequential Read (MB/s)

560

3,200

6,400

12,800

Power Consumption

Baseline

- 8%

- 52%

- 75%

Test-estimator.intel.com/

ssddc

/

Assumptions:

SATA Intel S4510: 90 drives @ 3.84TB ea., 3.6W @ full load, $1037/drive

PCIe

3.0 Intel P4510: 16 drives @ 8TB ea., 21.5W @ full load, $2800/drive

PCIe

4.0 Future Drive:

8

drives @ 8TB ea.,

23.5

W @ full load, $

3000

/drive *Estimate

PCIe

5.0 Future Drive: 4 drives @ 8TB ea., 25W @ full load, $3000/drive *Estimate

SATA-

Intel S4510

PCIe

3.0- Intel P4510

PCIe

4.0- Future Drive

PCIe

5.0- Future Drive

Slide13

PCI Express 4.0 SpecificationAdoption Is Well Under Way

Key Features: Delivers 16 GT/s

Maintains backward compatibility with PCIe 3.x, 2.x, and 1.xImplements: Extended tags and creditsReduced system latencyLane marginingSuperior RAS capabilitiesScalability for added lanes and bandwidthImproved I/O virtualization and platform integration

Compliance Status:

PCI-SIG Launched Official FYI Testing for PCIe 4.0 in December 2018 >50 participants in pre-FYI testingFormal Compliance testing targeted for Q3 2019Adoption:Numerous vendors with 16GT/s PHYs and controllers in siliconTest equipment from multiple vendors Several member companies have publicly announced & exhibited

PCIe 4.0 products

Slide14

PCI Express 5.0, Rev 0.9 Released in November 2018; Rev 1.0 on Target for Q1 2019

RAW

BIT RATE

LINK BW

BW/LANE/WAY

TOTALBI DIR BW X16PCIe 5.032GT/s32Gb/s

~4GB/s

~128GB/sPCIe 4.0

16GT/s16Gb/s~2GB/s~64GB/s

PCIe 3.x8.0GT/s8Gb/s

~1GB/s~32GB/s

PCIe 2.x5GT/s4Gb/s500MB/s16GB/s

PCIe 1.x2.5GT/s2Gb/s250MB/s8GB/s

Key Features:

Delivers 32 GT/s

Maintains backward compatibility with

PCIe

4.0, 3.x, 2.x, and 1.x

Changes limited primarily to speed upgrade

Protocol already supports higher speed via extended tags and credits

Electrical changes to improve signal integrity and mechanical performance of connectors

CEM connector backwards compatible for add-in cards

PCI Express 5.0 Specification

Slide15

The Future of PCIe and NVMe™PCIe 4.0 and 5.0 continue the trend of doubling bandwidth every generation, while maintaining backward compatibility

PCIe 4.0 & 5.0 add new capabilities and bring additional TCO savings to use cases that are performance-critical and latency-sensitive

NVMe/PCIe integration benefit a variety of markets, including data centers, IoT, autonomous driving, machine learning and more

Slide16

@PCI_SIGlinkedin.com/company/pcisig/

PCI-SIG

Follow. Watch. Like.

Join the Conversation with PCI-SIG!

Slide17

Questions?

Slide18

Back-Up Slides

Slide19

PCI Express 3.0 Specification

Specification Completed: November 2010

Target Applications:

Meets demand for increased storage I/O speeds Compliance Program:Multiple companies have added PCIe-compliant products to the PCI-SIG Integrators List CEM Add-in Cards: 298 productsSystems: 20 Components: 226 U.2 Form Factors: 2

Visit: https://pcisig.com/developers/integrators-list

Key Features: Delivers 8 GT/sImplements: New encoding scheme from 8b/10b to 128b/130b allows near 100% complete efficiency, enabling bandwidth doubling Dynamic Feedback Equalization (DFE) to improve the PCIe bus signal integrityNew low power features: L1 Substates Maintains backward compatibility with PCIe 2.X and 1.X