If a signal is never assigned to ModelSim will assume that has an xxxxxx value This means if you do something like if hash 160d0 it will return false even if hash is undefined It sort of treats xs as wildcards ID: 568165
Download Presentation The PPT/PDF document "In SystemVerilog, “logic” is a 4-sta..." is the property of its rightful owner. Permission is granted to download and print the materials on this web site for personal, non-commercial use only, and to display it on your personal computer provided you do not modify the materials and that you retain all copyright notices contained in the materials. By downloading content from our website, you accept the terms of this agreement.
