One instruction can be fetched at each cycle Latency is 2 cycles for ALU and 3 for multiplier Instructions begin execution once fetched In case two instructions finish at the same cycle both can commit on the same cycle and the CDB arbitrates who writes first ID: 213002
Download Presentation The PPT/PDF document "Assumptions" is the property of its rightful owner. Permission is granted to download and print the materials on this web site for personal, non-commercial use only, and to display it on your personal computer provided you do not modify the materials and that you retain all copyright notices contained in the materials. By downloading content from our website, you accept the terms of this agreement.
pptx