Upload
Featured Recent Articles Topics Login Upload

Search Results for ''

published presentations and documents on DocSlides.

Clock Clustering and IO Optimization for 3D Integration
Clock Clustering and IO Optimization for 3D Integration
by debby-jeon
Samyoung Bang*, Kwangsoo Han. ‡. ,. Andrew B. ....
Dynamic Scan Clock Control
Dynamic Scan Clock Control
by tatiana-dople
Dynamic Scan Clock Control In BIST Circuits Priya...
A Survey of Clock Distribution Techniques Including Optical and RF Networks
A Survey of Clock Distribution Techniques Including Optical and RF Networks
by mitsue-stanley
Master’s . Project Defense. Sachin. . Chandran...
Clock Clustering and IO Optimization for 3D Integration
Clock Clustering and IO Optimization for 3D Integration
by calandra-battersby
Samyoung Bang*, Kwangsoo Han. ‡. ,. Andrew B. ....
Temperature and Power Management
Temperature and Power Management
by white
Smruti. R. Sarangi. Outline. Dynamic Power Manage...
Ultra Low Power PLL Implementations
Ultra Low Power PLL Implementations
by luanne-stotts
Sudhanshu. . Khanna. ECE7332 2011. Motivation fo...
Low-power Design at RTL level
Low-power Design at RTL level
by mitsue-stanley
Mohammad . Sharifkhani. Motivation. All efficient...
The Cost of Fixing Hold Time Violations in Sub-threshold
The Cost of Fixing Hold Time Violations in Sub-threshold
by tatyana-admore
Circuits. Yanqing. Zhang, Benton Calhoun . . ...
320432
320432
by tawny-fly
1. Impact of Local Interconnects and a Tree Growi...
By Praveen Venkataramani
By Praveen Venkataramani
by trish-goza
Vishwani D. Agrawal. Test Programming for power c...
Optimizing Power @ Design Time
Optimizing Power @ Design Time
by olivia-moreira
Interconnect and Clocks. Chapter Outline. Trends ...
WP370 (v1.4) August 29, 2013www.xilinx.com
WP370 (v1.4) August 29, 2013www.xilinx.com
by trish-goza
Sreejaya Viswanathan 1 Rui
Sreejaya Viswanathan 1 Rui
by liane-varnes
Tan. 2*. . David Yau. 1,3. 1. Advanced Digi...
Crash Course on Clock Jitter
Crash Course on Clock Jitter
by alida-meadow
Victor Alberto Lopez Nikolskiy. Some theory first...
Externally Tested
Externally Tested
by liane-varnes
Externally Tested Scan Circuit with Built-In...
GLAST LAT Project417 Mar 04
GLAST LAT Project417 Mar 04
by holly
V1 1GASU Modifications to enable Presented by G H...
Digital Circuits to Compensate for
Digital Circuits to Compensate for
by cheryl-pisano
. Energy . Harvester Supply Variation. . Hao-Ye...
AirShare
AirShare
by jane-oiler
Omid . Abari. . Hariharan. Rahul, Dina . Kat...
A Test Time Theorem
A Test Time Theorem
by luanne-stotts
a. nd Its Applications. Praveen Venkataraman. i. ...
Safety Assessment
Safety Assessment
by test
(Fault Trees). . ITV . Model-based . Analysis an...
Fundamentals of Frequency Reference Oscillators
Fundamentals of Frequency Reference Oscillators
by tatiana-dople
. Paul R. Gerry. Senior Product Manager, Clocks...
ATE Test Time Reduction by Scaling Voltage and Frequency
ATE Test Time Reduction by Scaling Voltage and Frequency
by briana-ranney
Praveen Venkataramani. Advisor: . Vishwani. D. A...
E- MiLi : Energy-Minimizing Idle Listening in Wireless Networks
E- MiLi : Energy-Minimizing Idle Listening in Wireless Networks
by evelyn
Xinyu. Zhang. , . Kang G. Shin. University of Mic...
MSP432™ MCUs Training Part 4: Clock System & Memory
MSP432™ MCUs Training Part 4: Clock System & Memory
by marina-yarberry
1. CS | . High-level Features. Flexible clock sou...
EE 194: Advanced VLSI
EE 194: Advanced VLSI
by faustina-dinatale
EE 194: Advanced VLSI Spring 2018 Tufts Universit...
Timing Issues
Timing Issues
by lois-ondreau
Mohammad Sharifkhani. Reading. Textbook II, Chapt...
Optimizing Power @ Standby
Optimizing Power @ Standby
by yoshiko-marsland
Circuits and Systems. Chapter Outline. Why Sleep ...
Optimizing Power @ Standby
Optimizing Power @ Standby
by calandra-battersby
Circuits and Systems. Chapter Outline. Why Sleep ...
CDC aware power
CDC aware power
by pasty-toler
reduction for Soft IPs. Ritesh Agarwal (. Freesc...
Power Consumption by Integrated Circuits
Power Consumption by Integrated Circuits
by lindy-dunigan
Lin Zhong. ELEC518, Spring 2011. Power consumptio...
Power Capping Via
Power Capping Via
by phoebe-click
Forced Idleness. ANSHUL GANDHI. Carnegie Mellon ...
Efficient IP Design flow for Low-Power
Efficient IP Design flow for Low-Power
by faustina-dinatale
High-Level . Synthesis Quick & Accurate Power...
Improved Flop Tray-Based Design Implementation for Power Re
Improved Flop Tray-Based Design Implementation for Power Re
by tawny-fly
Andrew B. . Kahng. , . Jiajia Li. and . Lutong. ...
CHAPTER 4 Optimizing Capacitance and Switching Activity to Reduce Dynamic Power
CHAPTER 4 Optimizing Capacitance and Switching Activity to Reduce Dynamic Power
by tawny-fly
SECTIONS 1-7. By. Astha Chawla. Introduction. C a...
Power Capping Via Forced Idleness
Power Capping Via Forced Idleness
by tawny-fly
ANSHUL GANDHI. Carnegie Mellon Univ.. Mor Harcho...
High Speed and Low Power Analog to Digital Data Converters
High Speed and Low Power Analog to Digital Data Converters
by yoshiko-marsland
By: Ali . Mesgarani. Electrical and Computer Engi...
7 Series FPGA Overview
7 Series FPGA Overview
by pasty-toler
Part 1. Objectives. After completing this module,...
Microelectronics Today -
Microelectronics Today -
by marina-yarberry
Problems and Solutions.  . Frank Sill Torres. Op...
A Programmable Multi-Channel Sub-Threshold FIR Filter for
A Programmable Multi-Channel Sub-Threshold FIR Filter for
by mitsue-stanley
Sensor . Node. Alicia . Klinefelter. Dept. of Ele...
Synthesis of
Synthesis of
by danika-pritchard
OR 1200 . Peripherals. Elena Weinberg. ECE 6502. ...