Uploads
Contact
/
Login
Upload
Search Results for 'Diffusion Break Aware Leakage Power Optimization And Detailed Placement In Sub 10nm Vlsi'
Diffusion Break-Aware Leakage Power Optimization and Detailed Placement in Sub-10nm VLSI
cheryl-pisano
Scalable Detailed Placement Legalization for Complex
luanne-stotts
Scalable Detailed Placement Legalization for Complex Sub-14nm
olivia-moreira
TPL-aware displacement-driven detailed placement refinement
alexa-scheidler
EE 194 Advanced VLSI Spring 2018
mitsue-stanley
Minimum Implant Area-Aware Gate Sizing and Placement
natalia-silvester
EE 194 Advanced VLSI Spring 2018 Tufts University Instructor: Joel
natalia-silvester
Current Density Aware Power Switch Placement Algorithm
natalia-silvester
Modern Placement for Large Designs
alida-meadow
Transistors for VLSI, for Wireless:
pamella-moone
Managing Static (Leakage) Power
danika-pritchard
EE 194 Advanced VLSI Spring 2018
tawny-fly
Leakage Power Modeling and Optimization in Interconnection Networks Xuning Chen and LiShiuan
faustina-dinatale
CAD for VLSI DESIGN I CAD for VLSI DESIGN I CAD for VLSI DESIGN I Course Objectives The
olivia-moreira
VLSI CAD Overview:
aaron
Optimizing Power @ Design Time
debby-jeon
Optimizing Power @ Standby
calandra-battersby
Power and Energy Basics
tawny-fly
Power and Temperature
olivia-moreira
Optimizing Power @ Standby
yoshiko-marsland
CDC aware power
pasty-toler
Force-Directed Placement of VLSI Circuits
min-jolicoeur
Coupling-Aware Force Driven Placement of TSVs and Shields i
giovanna-bartolotta
Bit-Vector Optimization
conchita-marotz
1
2
3
4
5
6