ECE 424 Embedded Systems Design Lecture 11:

Published  . 0 views
↓ Download
ECE 424 Embedded Systems Design Lecture 11:
1 / 1
ECE 424 Embedded Systems Design Lecture 11: - slide 1 of 12 ECE 424 Embedded Systems Design Lecture 11: - slide 2 of 12 ECE 424 Embedded Systems Design Lecture 11: - slide 3 of 12 ECE 424 Embedded Systems Design Lecture 11: - slide 4 of 12 ECE 424 Embedded Systems Design Lecture 11: - slide 5 of 12 ECE 424 Embedded Systems Design Lecture 11: - slide 6 of 12 ECE 424 Embedded Systems Design Lecture 11: - slide 7 of 12 ECE 424 Embedded Systems Design Lecture 11: - slide 8 of 12 ECE 424 Embedded Systems Design Lecture 11: - slide 9 of 12 ECE 424 Embedded Systems Design Lecture 11: - slide 10 of 12 ECE 424 Embedded Systems Design Lecture 11: - slide 11 of 12 ECE 424 Embedded Systems Design Lecture 11: - slide 12 of 12
Description: ECE 424 Embedded Systems Design Lecture 11: Embedded Platform Boot Sequence Chapter 6 Ning Weng Introduction What is boot sequence? Why we care? 2 or 3 phases BIOSfireware: from processor reset vector OS boot loader: from storage devices

Related Topics

Download Presentation

"ECE 424 Embedded Systems Design Lecture 11:" is the property of its rightful owner. Permission is granted to download and print the materials on this website for personal, non-commercial use only, and to display it on your personal computer provided you do not modify the materials and that you retain all copyright notices contained in the materials. By downloading content from our website, you accept the terms of this agreement.

Presentation Transcript

slide1. ECE 424 Embedded Systems Design Lecture 11:
Embedded Platform Boot Sequence
Chapter 6
Ning Weng<br>
slide2. Introduction What is boot sequence?
Why we care?

2 or 3 phases
BIOS/fireware: from processor reset vector
OS boot loader: from storage devices
OS Ning Weng ECE 424 2<br>
slide3. Multi-core/threads Boot Basic terms
Thread, core, package and SOC,
Bootstrap processor (BSP), Aps
Wait-for-SIPI state: wait for startup inter processor interrupt Ning Weng ECE 424 3<br>
slide4. Image Storage Technologies Ning Weng ECE 424 4<br>
slide5. S1: Power Sequencing Ning Weng ECE 424 5<br>
slide6. S2: Reset Reset vector: the location of these initial processor instructions
Inel 16 bytes
Hardware and software reset

Operation modes
Real
Flat protected mode
Segmented protected mode Ning Weng ECE 424 6<br>
slide7. S3: Early Initialization CPU and memory controller initialization

CPU
IA Microcode update
Device Initialization
Memory Configuration
Post-memory setup
Shadowing
AP Initialization Ning Weng ECE 424 7<br>
slide8. S4: Advanced Initialization Platform related initialization, peripheral-specific

GPIO
Interrupt/Cache controller
Timers
PCIe bus
Image storage
… Ning Weng ECE 424 8<br>
slide9. S5: Boot Loader Identifying the image and handoff to the image
See next slides for overall boot flow Ning Weng ECE 424 9<br>
slide10. Ning Weng ECE 424 10<br>
slide11. PXE (Networking Booting) Ning Weng ECE 424 11<br>
slide12. Announcement Read chapter 7 for OS overview
Friday, 9/21 Exam 1
HW and Lab due Ning Weng ECE 424 12<br>