PDF-SDASA D DECEMBER REVISED JANUARY POST OFFICE BOX DALLAS TEXAS POST OFFICE BOX HOUSTON

The AS850A has a clockcontrolled select register allowing for a symmetrical presentation of the select inputs to the decoder while the AS851B has an enablecontrolled select register allowing the user to select and hold one particular data line A buf. 270Inch Character Height TIL308 Has Left Decimal TIL309 Has Right Decimal Easy System Interface Wide Viewing Angle Internal TTL MSI Chip With Latch Decoder and Driver ConstantCurrent Drive for LightEmitting Diodes mechanical data These assemblies con Products conform to specifications per the terms of Texas Instruments standard warranty Production processing does not necessarily include testing of all parameters brPage 2br SN5476 SN54LS76A SN7476 SN74LS76A DUAL JK FLIPFLOPS WITH PRESET AND CLEAR Products conform to specifications per the terms of Texas Instruments standard warranty Production processing does not necessarily include testing of all parameters brPage 2br SN5476 SN54LS76A SN7476 SN74LS76A DUAL JK FLIPFLOPS WITH PRESET AND CLEAR Products conform to specifications per the terms of Texas Instruments standard warranty Production processing does not necessarily include testing of all parameters brPage 2br SN54LS673 SN54LS674 SN74LS673 SN74LS674 16BIT SHIFT REGISTERS SDLS195 MA The strobe G input must be at a low logic level to enable the data selectionmultiplexing function A high level at the strobe terminal forces the W output high and the Y output low The SN54F151B is characterized for operation over the full military Products conform to specifications per the terms of Texas Instruments standard warranty Production processing does not necessarily include testing of all parameters brPage 2br SN54LS354 SN54LS355 SN54LS356 SN74LS354 SN74LS355 SN74LS356 8LINE TO 1LIN Two functionselect S0 S1 inputs and two output enable OE1 OE2 inputs can be used to choose the modes of operation listed in the function table Synchronous parallel loading is accomplished by taking both S0 and S1 high This places the 3state output 15 CP 0 15 CG 0 15 CO 1 2 4 8 This symbol is in accordance with ANSIIEEE Std 911984 and IEC Publication 61712 4 10 11 12 13 14 28 27 26 25 24 23 22 21 20 19 18 17 16 15 A B GND GND GND GND CC CC S0 S1 S2 S3 DW PACKAGE TOP VIEW EPIC is a trademark Products conform to specifications per the terms of Te xas Instruments standard warranty Production processing does not necessarily include testing of all parameters BW 87223 dB 70 MHz Matched 05dB Attenuators for Contrast Control Three Externall The AS850A has a clockcontrolled select register allowing for a symmetrical presentation of the select inputs to the decoder while the AS851B has an enablecontrolled select register allowing the user to select and hold one particular data line A buf Products conform to specifications per the terms of Texas Instruments standard warranty Production processing does not necessarily include testing of all parameters brPage 2br SN54LS445 SN74LS445 BCDTODECIMAL DECODERSDRIVERS SDLS177 NOVEMBER 1977 Products conform to specifications per the terms of Texas Instruments standard warranty Production processing does not necessarily include testing of all parameters brPage 2br SN5476 SN54LS76A SN7476 SN74LS76A DUAL JK FLIPFLOPS WITH PRESET AND CLEAR Products conform to specifications per the terms of Texas Instruments standard warranty Production processing does not necessarily include testing of all parameters brPage 2br SN54190 SN54191 SN54LS190 SN54LS191 SN74190 SN74191 SN74LS190 SN74LS191 S The strobe G input must be at a low logic level to enable the data selectionmultiplexing function A high level at the strobe terminal forces the W output high and the Y output low The SN54F151B is characterized for operation over the full military