Tools to facilitate detector development STATUS of the ACTIVITIES WP13 Innovative gas detectors 16 March 2016 WP13 Task 1331 Interfacing FEchips specific to gas detectors to the Scalable Readout System SRS ID: 798215
Download The PPT/PDF document "WP13 Task 13.3.1 and 13.3.2" is the property of its rightful owner. Permission is granted to download and print the materials on this web site for personal, non-commercial use only, and to display it on your personal computer provided you do not modify the materials and that you retain all copyright notices contained in the materials. By downloading content from our website, you accept the terms of this agreement.
Slide1
WP13 Task 13.3.1 and 13.3.2
“Tools to facilitate detector development”STATUS of the ACTIVITIES
WP13
Innovative gas detectors
16 March 2016
Slide2WP13 Task 13.3.1:
Interfacing FE-chips specific to gas detectors to the Scalable Read-out System (SRS)
Task 13.3.1
AIDA 2020
Key
/Partner Institutes
Milestone [M36]
VMM(ATLAS NSW, ESS, RD51)CERN: H. Muller, E. OliveriMilestone [M36]GEMROCAGH Krakow: B. MindurCERN: E. Oliveri Milestone [M36]Timepix3 (LC-TPC)University of Bonn: K. Desch, J. Kaminski
FE chips and SRS
2
Slide3Soon available VMM2 chips (about 100) bought specifically for VMM/SRS developments
FE chips and SRS
3
New design from A. Rusu
DCARD:
New design finalized.
In production
Design (schematics, layout,…) in progress on OCx NIM MODULE with HDMI mezzanine for APV or VMMx frontendVMMxFECDCARDSRS HybridSRS Readout Electronics for VMM 128 (hardware)Design of the new SRS Hybrid with wire bonding finalized. OCx: Optical Alternative to FEC
Slide4ALICE FoCal (
Tzukuba
) VMM2 setup: Tests with detector
Important support form the ATLAS NSW team (G. Iakovidis)
FE chips and SRS
4
ROOT data file
Charge Spectrum (without clustering) at different thresholdsControl and DAQ software developed by ATALS NSWVMMxRunning setup in our CERN laboratory (GDD/RD51)SRS Readout Electronics for VMM 128 (laboratory setup on detector tests)
Slide5FE chips and SRS
5
Technical discussion between CERN, AGH and eicSys concluded.
100 GEMROC chips ordered
using AIDA2020 resources
Delivery: End of March
GEMROC
Slide6FE chips and SRS
6
https://indico.cern.ch/event/496113/session/2/contribution/11/attachments/1241018/1824951/ATCA-SRS-GEMROC.pdf
Intermediate Interface CARD (keeping the AGH hybrid)
Final Hybrid
Integration between the ATCA-SRS and the standard SRS Data Acquisition and Analysis tools (APV25)..
GEMROC
First Step
Slide7FE chips and SRS
7
Transfer between CERN and UBONN agreed between the institutes.
“The budget changes will be formally approved by the Governing Board at the Annual meeting at DESY in June, but provided that both CERN and UBONN agree to this inter-beneficiary transfer (which I presume is the case), this will be just a formality.” S. Stavrev
Timepix3
Slide8FE chips and SRS
8
Interface board between Timepix-3 chip carriers and SRS Front-End-Card (FEC) will be developed.
Dedicated FPGA code for the FEC FPGAs to provide all basic readout and control functionality.
- PC-based control code.
The required EU contribution will be spent for
12 months of a PhD student
(i.e. 6 FTE-months).To be considered as a partial support to the full project-Student already working (learning FPGA-Programming using the example of the SRS Timepix-1 readout) in the Timepix3 project-Pre-Financing not excluded if neededTimepix3
Slide9From AIDA Kick-Off Meeting
FE chips and SRS
9
today
No USE of AIDA resources until now
(spending for vmm3, hybrids and DCARD production expected soon)
About 16k from AIDA for chip production.
Transfer from CERN to UBONN ongoingResources
Slide10FE chips and SRS
10
SRS/FE ASICs Summary
VMM
SRS readout electronics for VMM existing (even if in limited number). New designs ongoing or finalized and part of them in procurement/production.
Laboratory setup for VMM standalone or on detector ready. ATLAS NSW control,
daq
and analysis available for testing purposes.GEMROC Involvement of eicSys in the AGH/CERN partnership. Procurement of new chips done. Design ongoing of intermediate card (proof of concept toward a new hybrid) to interface AGH hybrid with SRS DCARD (VMM) and with an alternative (higher speed) transmission technology (to be exploited).Timepix3 Transfer from CERN to UBONN almost finalized (Desy meeting). PHD students focused in the FPGA coding for the Timepix3 readout (based on SRS-Timepix1)Use of AIDA2020 resources expected soonUse of AIDA2020 resources started (chips)AIDA2020 resources to be transferred to UBONN
Slide11WP13 Task 13.3.2:
Development of cheap, standard MPGD dedicated laboratory instruments
Task 13.3.2
Ref. Institute/Person
Deliverable [M24]
High Voltage Power Supply for MPGD
CERN
: H. Muller, E. Oliveri; CEA: P. Colas Wigner: D. Varga; INFN Trieste: S. Dalla Torre(Floating) Pico ammeterCERN: H. Muller, E. Oliveri, INFN Trieste: S. Dalla Torre, S. Levorato; Wigner: D. VargaSignal ProcessingCERN: H. Muller, E. Oliveri Monitoring and Control Unit
CERN:
F. Brunbauer,
F.
Resnati,
H. Muller, E. Oliveri
Regeneration Gas System
CEA:
P. Colas
Instrumentation
11
With updates from the previous meeting
Slide12Instr.1: Compact HV for MPGD
[Deliverable – M24]
Instrumentation
12
Control and Monitoring Software
Voltages
Currents
Remote control of the main HV power supply and of the monitoring unit (ARDUINO based) for Voltage/Current readings.Outcomes from the commissioning on the actual prototype:AVD operation with Triple GEM Stable and reliable.Single channel current monitoring to be improved. Two different circuits tested. Aim: sensitivity to (sub-)nA radiation induced currents.Noise induced by the micro controller to be reduced. New design on-going with better decoupling of microcontroller and AVDAVD (Active Voltage Divider)Suitable for multistage MPGDsArduino-based Monitoring unitActive Voltage Divider
Slide13Instr.1: Compact HV for MPGD
[Deliverable – M24]
Instrumentation
13
Next in the to do list:
Improve and validate the current reading capabilities
Decoupling (noise) the microcontroller
New case compatible with NIM-crate…and …most important:Commissioning (induced discharges) of the operation of the e-fuse circuit to decouple detectors sectors in case of discharges and shorts.Next Commissioning/ValidationActive Voltage Divider
Slide14APIC: Charge Preamplifier – Shaper Amplifier Chain
CERN
Instrumentation
14
New prototype ready
New features:
-preamp moved from custom (ALICE EMCAL preamp development H. Muller) to commercially available devices.
-Two selectable shaping time (fast and slow)-Internally battery powering + recharging-Voltage regulated gain… keeping as in the previous version … -effective discharge protection input circuit-Two output voltages with opposite polarity-Internal Calibration Pulse…etc .etc.Successful Preliminary tests on large (about 1x0.5 m2) micromegas (T2DM2 experiment) with 5cm drift. Signal from the mesh.customChips commercially available APIC: C. Preamp/Shaper
Slide15Instrumentation
15
Fast (real-time , oscilloscope) low current measurements
Anode charge-up in resistive Micromegas and its quenching effect on spark development ,
M.Chefdeville
, Vienna Conference 2016
https://indico.cern.ch/event/391665/session/24/contribution/205/attachments/1230092/1803859/chefdeville.pdf
Current reading capabilities (fA/pA) already proved in the non floating configurationNow focused on:-fast reading (real time – oscilloscope readout – detector transients studies)-Floating configuration (exploiting battery + PV panels or floating DC-DC with insulated dig/an I/O).FemtoBox: femto-ammeter et al.
Slide16Instrumentation
16
No USE of AIDA resources until now because we can cover the R&D phase via other resources.
AIDA2020 support has been kept for final proto, engineering phase and to facilitate the dissemination in the community (not exclusive for the devices shown in this status report)
Updates from the previous meeting
Still in prototyping phase
Slide17FE chips and SRS
17
Instrumentation Summary…
everything still in the R&D/Prototyping phase…
Active Voltage Divider (High Voltage for multi electrodes MPGDs)
Validation tests ongoing.
Optimization/Upgrades
of the single channel current reading and of the monitoring units are foreseen. Validation of e-fuse and protection circuits as a next step.Charge sensitive preamplifier & Shaper (APIC) New design with additional feature completed and prototype available. Replacement of custom components with commercially available ones. Close to final version.Femtobox Exploiting the fast reading for detector transient studiesMoving towards floating/insulated solution for currents reading at HV.With progresses from the previous meeting + … not discussed today but in this subtask….. instrumentation available from partners (INFN Trieste – floating pico-ammeter as an example) and in advanced stages and/or less critical (as control/monitoring station – microcontroller-based – MoCoS/CERN) have to be considered in the context of the future phases (engineering and dissemination).