TPC electronics design - GdSP Status GdSP design

calandra-battersby
Published  · 4 slides · 0 views
↓ Download
TPC electronics design - GdSP Status GdSP design
1 / 1
TPC electronics design - GdSP Status GdSP design - slide 1 of 4 TPC electronics design - GdSP Status GdSP design - slide 2 of 4 TPC electronics design - GdSP Status GdSP design - slide 3 of 4 TPC electronics design - GdSP Status GdSP design - slide 4 of 4
Description
TPC electronics design - GdSP Status GdSP design effort Reminder: synergy between CMS muon chambers readout (VFAT3) and TPC AIDA pad readout (SALTROAFTER) - GdSP, under Paul Aspells leadership. First design meetings at CERN: July 2011, 2

Related Topics

Download this presentation From Below

"TPC electronics design - GdSP Status GdSP design" is the property of its rightful owner. Permission is granted to download and print the materials on this website for personal, non-commercial use only, and to display it on your personal computer provided you do not modify the materials and that you retain all copyright notices contained in the materials. By downloading content from our website, you accept the terms of this agreement.

Presentation Transcript

01
TPC electronics design - GdSP Status<br>
02
GdSP design effort Reminder: synergy between CMS muon chambers readout (VFAT3) and TPC AIDA pad readout (SALTRO+AFTER) -> GdSP, under Paul Aspell’s leadership.
First design meetings at CERN: July 2011, 2 in October 2011. Team being set up. « olders » passing their experience, newcomers start. Jan Kaplon (130 nm expert), Marek Idzik (ADC expert), Eric Delagnes, Fabrice (low-noise amplifiers, TPC experts).
Well motivated team. Clear synergies, but to which extent? (VFAT3:discriminator, TPC: ADC)<br>
03
GdSP IBM CMOS 130 nm technology, power 1.2 V
Work on power consumption (PASA16 consums too much)
Multiple power domains
Use SRAM and the CELLS standard from CERN to make the IP blocks (AIDA WG3)
Use GBT to interface FE to concentrator
Optimize for 100 ns shaping
Note limit on dynamics: 1.2 V supply, 10mV/fC -> less than 10 bits. (study in mM case shows this is OK)<br>