PPT-3D Systems with On-Chip DRAM for Enabling
Author : ellena-manuel | Published Date : 2017-10-23
LowPower HighPerformance Computing Jie Meng Daniel Rossell and Ayse K Coskun Performance and Energy Aware Computing Lab PEACLab Electrical and Computer Engineering
Presentation Embed Code
Download Presentation
Download Presentation The PPT/PDF document "3D Systems with On-Chip DRAM for Enablin..." is the property of its rightful owner. Permission is granted to download and print the materials on this website for personal, non-commercial use only, and to display it on your personal computer provided you do not modify the materials and that you retain all copyright notices contained in the materials. By downloading content from our website, you accept the terms of this agreement.
3D Systems with On-Chip DRAM for Enabling: Transcript
LowPower HighPerformance Computing Jie Meng Daniel Rossell and Ayse K Coskun Performance and Energy Aware Computing Lab PEACLab Electrical and Computer Engineering Department Boston University. Niladrish. . Chatterjee. Manjunath. . Shevgoor. Rajeev . Balasubramonian. Al Davis. Zhen Fang. ‡†. Ramesh . Illikkal. *. Ravi . Iyer. *. University of Utah , NVidia. ‡. and Intel Labs*. †. Ted . Huffmire. ACACES 2012. Fiuggi. , Italy. Disclaimer. The views presented in this course are those of the speaker and do not necessarily reflect the views of the United States Department of Defense.. MICRO 2011 @ Porte . Alegre. , Brazil. Gabriel H. . Loh. [1] and Mark D. Hill [2][1]. December 2011. [1] AMD Research. [2] University of Wisconsin-Madison. Hill’s work largely performed. while on sabbatical at [1].. Jaewoong. . Sim. *, Gabriel H. Loh. +. , Vilas Sridharan. #. , Mike O’Connor. +. June . 2013 . *Georgia Tech. +. AMD Research. #. AMD RAS Architecture. Die-stacked Memory. Die-stacking is coming along, esp. DRAM. Niladrish. . Chatterjee. Manjunath. . Shevgoor. Rajeev . Balasubramonian. Al Davis. Zhen Fang. ‡†. Ramesh . Illikkal. *. Ravi . Iyer. *. University of Utah , NVidia. ‡. and Intel Labs*. †. Prashant. Nair. Chia-Chen Chou . Moinuddin Qureshi. 1. Dynamic Random Access Memory (DRAM) used as main memory. DRAM stores data as charge on capacitor. Leakage. DRAM cells leak data!. DRAM Chip. 1. DRAM Disturbance Errors. Yoongu Kim. Ross Daly, Jeremie Kim, Chris Fallin, Ji Hye Lee, . Donghyuk Lee, Chris Wilkerson, Konrad Lai, Onur Mutlu. DRAM Chip. Row. Row. Row. Row. Row. Wordline. DRAM Chip. Xianwei Zhang. Youtao. Zhang (advisor). CS, Pitt. Bruce R. Childers. CS, Pitt. Wonsun. . Ahn. CS, Pitt. Jun Yang. ECE, Pitt. Guangyong. Li. ECE, Pitt. Committees: . PhD Thesis . Defense. Jul 14, 2017 (Friday). Access Locality. Hasan Hassan,. Gennady . Pekhimenko. , . Nandita Vijaykumar, . Vivek. . Seshadri. , Donghyuk Lee, Oguz Ergin, . Onur. . Mutlu. Executive Summary. Goal. : . Reduce average DRAM access latency with no modification to the existing DRAM chips. 2014. 11/21/2014. © 2014 DE DIOS & ASSOCIATES. ALL RIGHTS RESERVED. Reproduction prohibited without prior permission.. 1. DRAM market entering a new phase – a more “normal” market – in 2015. by Exploiting the Variation in Local . Bitlines. . Jeremie S. Kim. . Minesh. Patel . Hasan Hassan . Onur. . Mutlu. . Motivation. : DRAM latency is a . major performance bottleneck. Problem. 2014. 9/30/2014. © 2014 DE DIOS & ASSOCIATES. ALL RIGHTS RESERVED. Reproduction prohibited without prior permission.. 1. Strange situation: demand is weakening while supply remains tight. Weakening PC-DRAM demand and supply mix issues in 2H14. Language-Directed Hardware Design for Network Performance Monitoring Srinivas Narayana, Anirudh Sivaraman , Vikram Nathan, Prateesh Goyal, Venkat Arun , Mohammad Alizadeh , Vimal Jeyakumar ChIP LANA 12 hr. ChIP LANA 24hr. ChIP. /Input. ChIP/Input. 20. 40. 1. Supplement Fig. 1 Campbell et al.. 119-138kb. Terminal repeat.
Download Document
Here is the link to download the presentation.
"3D Systems with On-Chip DRAM for Enabling"The content belongs to its owner. You may download and print it for personal use, without modification, and keep all copyright notices. By downloading, you agree to these terms.
Related Documents