PPT-Single Board Controller Comments
Roger Smith Caltech 20130513 Single Board Controller Motivated by the need for high ADC clock rates Clocks exceeding 140 MHz or more FPGA adjacent to ADC is necessary
Download Presentation
"Single Board Controller Comments" is the property of its rightful owner. Permission is granted to download and print materials on this website for personal, non-commercial use only, provided you retain all copyright notices. By downloading content from our website, you accept the terms of this agreement.
Presentation Transcript
Transcript not available.