/
Objectives and Key Objectives and Key

Objectives and Key - PowerPoint Presentation

olivia-moreira
olivia-moreira . @olivia-moreira
Follow
402 views
Uploaded On 2017-11-03

Objectives and Key - PPT Presentation

Challenges Cross strip XS MCP photoncounting UV detectors have achieved high spatial resolution 12 µm at low gain 500k and high input flux MHz using lab electronics and decadesold ASICs we ID: 602052

asic detector asics performance detector asic performance asics trl fpga high power spaceflight test flight design mcp fabricated mass

Share:

Link:

Embed:

Download Presentation from below link

Download Presentation The PPT/PDF document "Objectives and Key" is the property of its rightful owner. Permission is granted to download and print the materials on this web site for personal, non-commercial use only, and to display it on your personal computer provided you do not modify the materials and that you retain all copyright notices contained in the materials. By downloading content from our website, you accept the terms of this agreement.


Presentation Transcript

Slide1

Objectives and Key

Challenges:

Cross strip (XS) MCP photon-counting UV detectors have achieved high spatial resolution (12 µm) at low gain (500k) and high input flux (MHz) using lab electronics and decades-old ASICs; we plan to develop new ASICs (“GRAPH”) that improve this performance, including amplifiers and ADCs in a low-volume, low-mass, and low-power package, crucial for spaceflight and demonstrate its performance to TRL 6

Significance of Work:A new ASIC with amplifiers 5× faster, yet with similar noise characteristics as existing amplifier ASIC, GHz analog sampling, a low-power ADC per channel, and FPGA control of ASICs will allow enhanced performance in a package suited to spaceflight

Approach:We will develop the ASIC in stages, by designing the four major subsystems (amplifier, GHz analog sampler, ADC, and output multiplexer) using sophisticated simulation tools for CMOS processesSmall test runs of the more intricate and untested designs can be performed through shared access of CMOS foundry services to mitigate riskWe plan two runs of the full-up GRAPH design (CSA preamp and "HalfGRAPH"); in parallel, we will design and construct an FPGA readout circuit for the ASIC as well as a 50mm XS MCP detector that can be qualified for flight use

Key Collaborators:Prof. Gary Varner (U. Hawaii)Dr. Oswald Siegmund (UC Berkeley)

Current Funded Period of Performance: May 1, 2012 – Apr 30, 2016

Recent Accomplishments:50-mm detector design and fabrication completeConfirmed detector performance with PXS electronicsDesigned, fabricated, and tested first half-GRAPH1 ASIC Designed and fabricated half-Graph ver2Successful thermal test of detector (-30℃ to +55℃)Successful Vibration test of detector (14.1 grms)Submission of Charge Amp ASIC ver. 2 to foundry

Applications:High-performance UV (1-300 nm) detector for astrophysics, planetary, solar, heliospheric, or aeronomy missionsParticle or time-of-flight detector for space physics missionsNeutron radiography/tomography for materials science

Next Milestones:ASIC integration with control FPGA boards (Fall 2015)Environmental tests of Detector + ASICs (Dec 2015)

TRL In = 4 TRL Current = 4 TRL Target= 6

Cross-Strip MCP Detector Systems for Spaceflight

PI: John Vallerga / UC Berkeley

Existing 19” rack-mounted XS electronics

Two small, low-mass, low-power ASIC and FPGA boards qualified for flight