PDF-TEACHING THE CACHE MEMORY COHERENCE WITH THE MESI PROTOCOL SIMULATOR ,

2 Educational objectives The MESI protocol simulator is widely used in several courses about Computer Architecture Computer Design and Multiprocessor Systems in the University of Cordoba The syllab. †. : Rethinking Hardware for Disciplined Parallelism. Byn Choi, Rakesh Komuravelli, Hyojin Sung, . Rob Bocchino, Sarita Adve, Vikram Adve. Other collaborators:. Languages: Adam Welc, Tatiana Shpeisman, Yang Ni (Intel). Graduate Computer Architecture. Lecture 20. April . 9. th. , . 2012. Distributed Shared Memory. Prof John D. Kubiatowicz. http://www.cs.berkeley.edu/~kubitron/cs252. LD. 1. A .  5. LD. 2. B  7. Linear Speedup. Basic Multiprocessor. Centralized-memory multiprocessor. Distributed-memory multiprocessor. Invalid Based Cache Coherence Protocol. Processor 1 Processor 2 Processor 3 . Event. 0) No Copy No Copy No copy . †. : Rethinking Hardware for Disciplined Parallelism. Byn Choi, Rakesh Komuravelli, Hyojin Sung, . Rob Bocchino, Sarita Adve, Vikram Adve. Other collaborators:. Languages: Adam Welc, Tatiana Shpeisman, Yang Ni (Intel). Dept. of Electrical & Computer Engineering. Computer Architecture . ECE 668. Multiprocessor Systems. Csaba Andras Moritz. Textbook: Dubois, . Annavaram. , . Stenstrom. , Parallel Computer Organization and Design. Smruti R. Sarangi, IIT Delhi. Contents. Overview of the Directory Protocol. Details. Optimizations. Basic Idea of a Coherence Protocol. Memory Level . n. Memory Level . n+2. Private Cache. Private Cache. Smruti R. Sarangi, IIT Delhi. Contents. Overview of the Directory Protocol. Details. Optimizations. Basic Idea of a Coherence Protocol. Memory Level . n. Memory Level . n+2. Private Cache. Private Cache. :. What is Cache Coherence?. Cache Coherence: Do we need it? . Coherence Property - I:. Read R from Address X on Core C0 returns the value written by the most recent write W on X on C0, if no other core has written to X between W and R.. :. What is Cache Coherence?. When one Core writes to its own cache the other core gets to see it, when they read it out of its own cache.. Provides underlying guarantees for the programmer with respect to data validation.. Rethinking . of . the Memory Hierarchy. Sarita. Adve, . Vikram Adve,. Rob Bocchino. , Nicholas Carter, Byn . Choi, . Ching-Tsun. Chou, . Stephen Heumann, . Nima. Honarmand, Rakesh Komuravelli, Maria Kotsifakou, . sharedmemory architectures Adapted from a lecture by Ian Watson, University of Machester Overview We have talked about optimizing performance on single coresLocalityVectorizationNow let us look at opt 1
 \n \n\n\r  !" # MESI protocol
Dragon update-based protocol
Impact of protocol optimizations
 \n \n\n\r Multicore . Memory. . Hierarchy for. . Disciplined Parallelism. Byn. Choi. , . Nima. . Honarmand. , . Rakesh Komuravelli. , . Robert . Smolinski. , . Hyojin Sung. , Sarita V. . Adve. , . Vikram. S. . Lecture 20. April . 9. th. , . 2012. Distributed Shared Memory. Prof John D. Kubiatowicz. http://www.cs.berkeley.edu/~kubitron/cs252. LD. 1. A .  5. LD. 2. B  7. LD. 5. B .  2. ST. 1. A,6.