PDF-TEACHING THE CACHE MEMORY COHERENCE WITH THE MESI PROTOCOL SIMULATOR ,

2 Educational objectives The MESI protocol simulator is widely used in several courses about Computer Architecture Computer Design and Multiprocessor Systems in the University of Cordoba The syllab. Marc De Melo. Outline. Non-Uniform Cache Architecture (NUCA). Cache Coherence. Implementation of directories in multicore architecture. 2. Non-Uniform Cache Architecture [1]. Uniform Cache Architecture. f. or . Integrated CPU-GPU Systems. Jason Power*. , Arkaprava Basu*, . Junli. . Gu. †. , Sooraj Puthoor. †. ,. Bradford M Beckmann. †. , Mark D Hill*. †. , Steven K Reinhardt. †. , David A Wood*. Linear Speedup. Basic Multiprocessor. Centralized-memory multiprocessor. Distributed-memory multiprocessor. Invalid Based Cache Coherence Protocol. Processor 1 Processor 2 Processor 3 . Event. 0) No Copy No Copy No copy . Dept. of Electrical & Computer Engineering. Computer Architecture . ECE 668. Multiprocessor Systems. Csaba Andras Moritz. Textbook: Dubois, . Annavaram. , . Stenstrom. , Parallel Computer Organization and Design. Smruti R. Sarangi, IIT Delhi. Contents. Overview of the Directory Protocol. Details. Optimizations. Basic Idea of a Coherence Protocol. Memory Level . n. Memory Level . n+2. Private Cache. Private Cache. Smruti R. Sarangi, IIT Delhi. Contents. Overview of the Directory Protocol. Details. Optimizations. Basic Idea of a Coherence Protocol. Memory Level . n. Memory Level . n+2. Private Cache. Private Cache. f. or . Integrated CPU-GPU Systems. Jason Power*. , Arkaprava Basu*, . Junli. . Gu. †. , Sooraj Puthoor. †. ,. Bradford M Beckmann. †. , Mark D Hill*. †. , Steven K Reinhardt. †. , David A Wood*. wrt. . . Trace Filters. Parosh. . Aziz Abdulla. 1. , . Mohamed . Faouzi. Atig. 1. , . Zeinab. Ganjei. 2. , Ahmed Rezine. 2. . and . Yunyun. . Zhu. 1. 1. Uppsala. . University, Sweden. 2. . Lin. 1 Memory & Cache Memories: Review 2 Memory is required for storing Data Instructions Different memory types Dynamic RAM Static RAM Read-only memory (ROM) Characteristics Access time Price Volatility Virtual Memory Use main memory as a “cache” for secondary (disk) storage Managed jointly by CPU hardware and the operating system (OS) Programs share main memory Each gets a private virtual address space holding its frequently used code and data Rethinking . of . the Memory Hierarchy. Sarita. Adve, . Vikram Adve,. Rob Bocchino. , Nicholas Carter, Byn . Choi, . Ching-Tsun. Chou, . Stephen Heumann, . Nima. Honarmand, Rakesh Komuravelli, Maria Kotsifakou, . sharedmemory architectures Adapted from a lecture by Ian Watson, University of Machester Overview We have talked about optimizing performance on single coresLocalityVectorizationNow let us look at opt 1
 \n \n\n\r  !" # MESI protocol
Dragon update-based protocol
Impact of protocol optimizations
 \n \n\n\r Multicore . Memory. . Hierarchy for. . Disciplined Parallelism. Byn. Choi. , . Nima. . Honarmand. , . Rakesh Komuravelli. , . Robert . Smolinski. , . Hyojin Sung. , Sarita V. . Adve. , . Vikram. S. .