PPT-Timing Channel Protection for a Shared Memory Controller

Author : liane-varnes | Published Date : 2018-03-18

Yao Wang Andrew Ferraiuolo G Edward Suh Feb 17 th 2014 Executive Summary Observation Modern computing systems are vulnerable to timing channel attacks Problem

Presentation Embed Code

Download Presentation

Download Presentation The PPT/PDF document "Timing Channel Protection for a Shared M..." is the property of its rightful owner. Permission is granted to download and print the materials on this website for personal, non-commercial use only, and to display it on your personal computer provided you do not modify the materials and that you retain all copyright notices contained in the materials. By downloading content from our website, you accept the terms of this agreement.

Timing Channel Protection for a Shared Memory Controller: Transcript

Yao Wang Andrew Ferraiuolo G Edward Suh Feb 17 th 2014 Executive Summary Observation Modern computing systems are vulnerable to timing channel attacks Problem No hardware techniques exist to eliminate timing channels through . Shared memory. Process A. Process B. Physical Memory. Virtual address space A. Virtual address space B. Share. Share. Share. Instruction memory. Data. Instruction memory. Data. Create a shared memory region. Computer Security 2014. Background. An algorithm or software can be designed to be . provably secure. .. E.g. cryptosystems, small OS kernels, TPM modules, .... Involves proving that certain situations cannot arise. Dev. Gomony. An introduction to SDRAM and memory controllers. 5kk73. Slides contributions: Sven Goossens, Benny Akesson. Outline. Part 1: DRAM and controller basics. DRAM architecture and operation. Bank Privatization for Predictability and Temporal Isolation. Sungjun. . Kim . Columbia . University. Edward A. Lee . UC . Berkeley . Isaac . Liu . UC Berkeley. Hiren. D. Patel University of Waterloo. 1. The University of Texas at Austin. The University of Texas at Austin. Ali Shafiee. , A. . Gundu. , M. . Shevgoor. , R. . Balasubramonian. and M. . Tiwari. Shared Memory Controller. Core1. $. MC. Core0. Computer Security 2014. Background. An algorithm or software can be designed to be . provably secure. .. E.g. cryptosystems, small OS kernels, TPM modules, .... Involves proving that certain situations cannot arise. Multicore programming and Applications. February 19, . 2013. Agenda. A little reminder of the 6678. Purpose of MPAX part of XMC. CorePac MPAX registers. CorePac MAR registers. Teranet Access MPAX registers. and Timing Analysis . on Embedded Multicores. Eugene Yip. The University of Auckland. Supervisors: Advisor:. Dr.. . Partha. . Roop. . Dr. .. Alain . Girault. Dr.. . Morteza. . Biglari-Abhari. Kevin Thomas. Christmas in Kent. Software and Hardware available:. Light-O-Rama - LOR & LOR II. D-Light – . Controllers, Lights. Animated Lighting – Animation Director. Aurora (Replaced Spectrum). Getting into the Nitty Gritty of How . to . Comply. Lothar Determann | Partner, Palo Alto . Julia . Kaufmann | Partner, Munich . Agenda. 1. Project plan. 4. 2. Data mapping. 6. 3. Compliance. r. ecommendations. . Donghyuk Lee. Lavanya. . Subramanian, . Rachata. . Ausavarungnirun. , . Jongmoo. Choi. , . Onur. . Mutlu. Decoupled Direct Memory Access. processor. Logical System Organization. m. ain memory. Multicore. Systems. Lavanya. . Subramanian. Department of . ECE. 11/04/2011. Main Memory is a Bottleneck. 2. Core. Channel. Memory. Main memory latency is long.. Reduces performance stalling core. In a . for . High-Performance Systems. Rajeev . Balasubramonian. School of Computing. University of Utah. Sep 25. th. 2013. 2. Micron Road Trip. MICRON. BOISE. SALT LAKE CITY. 3. DRAM Chip Innovations. 4. Feedback - I. Yuval Yarom. The University of Adelaide . and . Data61. 1. Publications on . microarchitectural. timing attacks. Data from [GYCH16]. 2. Publications and Global . Temperature. 3. Global Average Temperatures Vs. Number of Pirates.

Download Document

Here is the link to download the presentation.
"Timing Channel Protection for a Shared Memory Controller"The content belongs to its owner. You may download and print it for personal use, without modification, and keep all copyright notices. By downloading, you agree to these terms.