Upload
Featured Recent Articles Topics Login Upload

Search Results for 'Dram'

Dram published presentations and documents on DocSlides.

BlueDBM : An Appliance for
BlueDBM : An Appliance for
by faustina-dinatale
Big Data Analytics. Sang-Woo Jun. *. Ming Liu. *...
CS 152 Computer Architecture and Engineering
CS 152 Computer Architecture and Engineering
by tatiana-dople
Lecture 6 - Memory. Dr. George Michelogiannakis....
Samira Khan University of Virginia
Samira Khan University of Virginia
by ellena-manuel
Sep 17, 2017. COMPUTER ARCHITECTURE . CS 6354. Ma...
AN EFFICIENT SYSTEM-LEVEL TECHNIQUE TO DETECT DATA-DEPENDENT FAILURES
AN EFFICIENT SYSTEM-LEVEL TECHNIQUE TO DETECT DATA-DEPENDENT FAILURES
by olivia-moreira
IN DRAM. Samira Khan. Donghyuk Lee. Onur Mutlu. P...
Engin Ipek 1 , Onur Mutlu
Engin Ipek 1 , Onur Mutlu
by olivia-moreira
1. , Jose F. Martinez. 2. , Rich Caruana. 2. Self...
Samira Khan University of Virginia
Samira Khan University of Virginia
by trish-goza
Oct 23, 2017. COMPUTER ARCHITECTURE . CS 6354. Em...
Mike O’Connor – November 2, 2015
Mike O’Connor – November 2, 2015
by test
High-Bandwidth, Energy-efficient DRAM Architectur...
Managing DRAM Latency Divergence in Irregular GPGPU Applications
Managing DRAM Latency Divergence in Irregular GPGPU Applications
by alexa-scheidler
Niladrish Chatterjee. Mike O’Connor. Gabriel H....
Memory-Driven Computing The
Memory-Driven Computing The
by stefany-barnette
future of computing. Presentation to the Orlando ...
Cheap and Large CAMs for High Performance Data-Intensive Networked Systems
Cheap and Large CAMs for High Performance Data-Intensive Networked Systems
by cheryl-pisano
Ashok Anand. , . Chitra. . Muthukrishnan. , Stev...
1 COMP541 Memories II: DRAMs
1 COMP541 Memories II: DRAMs
by faustina-dinatale
Montek Singh. Oct 24, . 2016. Topics. Previous le...
Moinuddin
Moinuddin
by trish-goza
K. . Qureshi. ECE, Georgia Tech. Gabriel H. Loh,...
SpaceJMP
SpaceJMP
by marina-yarberry
:. Programming with Multiple Virtual Address Spac...
3D Systems with On-Chip DRAM for Enabling
3D Systems with On-Chip DRAM for Enabling
by ellena-manuel
Low-Power High-Performance Computing. Jie. Meng,...
©Wen-mei W. Hwu and David Kirk/NVIDIA,
©Wen-mei W. Hwu and David Kirk/NVIDIA,
by cheryl-pisano
University . of Illinois, 2007-2012. CS/EE 217. G...
@ andy_pavlo
@ andy_pavlo
by ellena-manuel
OLTP on the NVM SDV:. YMMV. 2013. January. Retrea...
@ andy_pavlo
@ andy_pavlo
by faustina-dinatale
OLTP on NVM:. YMMV. The Last Six Months. ?. PDL R...
Citadel: Efficiently Protecting Stacked Memory From Large G
Citadel: Efficiently Protecting Stacked Memory From Large G
by briana-ranney
June 14. th. 2014. Prashant J. Nair - Georgia Te...
Flipping Bits in Memory Without Accessing Them:
Flipping Bits in Memory Without Accessing Them:
by lindy-dunigan
DRAM Disturbance Errors. Yoongu Kim. Ross Daly, J...
MonolithIC
MonolithIC
by natalia-silvester
3D Inc. Patents Pending. Monolithic 3D DRAM Tech...
AN EFFICIENT SYSTEM-LEVEL TECHNIQUE TO DETECT DATA-DEPENDEN
AN EFFICIENT SYSTEM-LEVEL TECHNIQUE TO DETECT DATA-DEPENDEN
by yoshiko-marsland
IN DRAM. Samira Khan. Donghyuk Lee. Onur Mutlu. P...
SpaceJMP
SpaceJMP
by liane-varnes
:. Programming with Multiple Virtual Address Spac...
Chapter 6 A Primer On Digital Logic
Chapter 6 A Primer On Digital Logic
by celsa-spraggs
Power Point Slides. PROPRIETARY MATERIAL. . © 2...
ArchShield
ArchShield
by calandra-battersby
: Architectural Framework for Assisting DRAM Scal...
A Case for Refresh Pausing in DRAM Memory Systems
A Case for Refresh Pausing in DRAM Memory Systems
by pasty-toler
Prashant. Nair. Chia-Chen Chou . Moinuddin Qure...
LECTURE Topics for Today Main memory Scribe for today Main Memory DRAM versus SRAM DRAM is cheaper but slower Reducing the number of pins At the cost of some performance Address RAS CAS Perform
LECTURE Topics for Today Main memory Scribe for today Main Memory DRAM versus SRAM DRAM is cheaper but slower Reducing the number of pins At the cost of some performance Address RAS CAS Perform
by briana-ranney
Caching Compiler Choices int x32512 forj 0 j 51...
BEAR: Mitigating Bandwidth Bloat in
BEAR: Mitigating Bandwidth Bloat in
by karlyn-bohler
Gigascale. DRAM caches. Chiachen Chou, Georgia T...
The Memory
The Memory
by tatyana-admore
is. the Computer. Rob Schreiber. HP Labs. DOE . ...
A Cache-Like Memory Organization
A Cache-Like Memory Organization
by ellena-manuel
for 3D memory systems. CAMEO. 12/15/2014 MICRO. C...
Moinuddin
Moinuddin
by tatyana-admore
K. . Qureshi. ECE, Georgia Tech. Gabriel H. Loh,...
BlueDBM
BlueDBM
by min-jolicoeur
: . An Appliance for . Big Data Analytics. Sang-W...
Citadel: Efficiently Protecting Stacked Memory From Large G
Citadel: Efficiently Protecting Stacked Memory From Large G
by ellena-manuel
June 14. th. 2014. Prashant J. Nair - Georgia Te...
Flipping Bits in Memory Without Accessing Them
Flipping Bits in Memory Without Accessing Them
by pamella-moone
Yoongu Kim. Ross Daly, Jeremie Kim, Chris Fallin,...
A Case for Refresh Pausing in DRAM Memory Systems
A Case for Refresh Pausing in DRAM Memory Systems
by phoebe-click
Prashant. Nair. Chia-Chen Chou . Moinuddin Qure...
ArchShield
ArchShield
by luanne-stotts
: Architectural Framework for Assisting DRAM Scal...
STT-RAM as a sub for SRAM and DRAM
STT-RAM as a sub for SRAM and DRAM
by trish-goza
Penn State . DAC’12, ISPASS’13. Architecture ...
Threats and Challenges in FPGA Security
Threats and Challenges in FPGA Security
by alexa-scheidler
Ted Huffmire. Naval Postgraduate School. December...
Hardware Support for Trustworthy Systems
Hardware Support for Trustworthy Systems
by min-jolicoeur
Ted . Huffmire. ACACES 2012. Fiuggi. , Italy. Dis...
Efficiently enabling conventional block sizes for very larg
Efficiently enabling conventional block sizes for very larg
by cheryl-pisano
MICRO 2011 @ Porte . Alegre. , Brazil. Gabriel H....
Manil
Manil
by alexa-scheidler
Dev. Gomony. An introduction to SDRAM and memory...