PPT-Isolating CPU and IO Traffic by Leveraging a Dual-Data-Port DRAM

Author : olivia-moreira | Published Date : 2018-09-30

Donghyuk Lee Lavanya Subramanian Rachata Ausavarungnirun Jongmoo Choi Onur Mutlu Decoupled Direct Memory Access processor Logical System Organization

Presentation Embed Code

Download Presentation

Download Presentation The PPT/PDF document "Isolating CPU and IO Traffic by Leveragi..." is the property of its rightful owner. Permission is granted to download and print the materials on this website for personal, non-commercial use only, and to display it on your personal computer provided you do not modify the materials and that you retain all copyright notices contained in the materials. By downloading content from our website, you accept the terms of this agreement.

Isolating CPU and IO Traffic by Leveraging a Dual-Data-Port DRAM: Transcript

Donghyuk Lee Lavanya Subramanian Rachata Ausavarungnirun Jongmoo Choi Onur Mutlu Decoupled Direct Memory Access processor Logical System Organization m ain memory. Niladrish. . Chatterjee. Manjunath. . Shevgoor. Rajeev . Balasubramonian. Al Davis. Zhen Fang. ‡†. Ramesh . Illikkal. *. Ravi . Iyer. *. University of Utah , NVidia. ‡. and Intel Labs*. †. Ph.D. Thesis Proposal. Kshitij Sudan. Thesis Statement. Improving DRAM access latency, power consumption, and capacity by leveraging intelligent data placement.. Overview. CPU. MC. DIMM. …. June 14. th. 2014. Prashant J. Nair - Georgia Tech. David A. Roberts- AMD Research. Moinuddin. K. Qureshi – Georgia Tech. Current memory systems are inefficient in energy and bandwidth . Growing demand for efficient DRAM memory system. Network Fundamentals. Lecture 16: IXPs and DCNs. (The Underbelly of the Internet). Revised . 10/29/. 2014. Internet connectivity and IXPs. Data center networks . Outline. 2. The Internet as a Natural System. Jaewoong. . Sim. *, Gabriel H. Loh. +. , Vilas Sridharan. #. , Mike O’Connor. +. June . 2013 . *Georgia Tech. +. AMD Research. #. AMD RAS Architecture. Die-stacked Memory. Die-stacking is coming along, esp. DRAM. Future Projections. Where do we need to Invest for Infrastructure?. Traffic at Major ports, the past and the . furture. – Kolkata port. in million . tonnes. Paradip Port. Vishakhapatnam Port. Ennore Port. Niladrish. . Chatterjee. Manjunath. . Shevgoor. Rajeev . Balasubramonian. Al Davis. Zhen Fang. ‡†. Ramesh . Illikkal. *. Ravi . Iyer. *. University of Utah , NVidia. ‡. and Intel Labs*. †. TRAFFIC FORECASTING. The essence of port traffic forecasting is to attempt to forecast (predict): . (a) What kinds and tonnages of commodities will move through the port?. (b) How will these commodities be packaged and transported as maritime cargo?. June 14. th. 2014. Prashant J. Nair - Georgia Tech. David A. Roberts- AMD Research. Moinuddin. K. Qureshi – Georgia Tech. Current memory systems are inefficient in energy and bandwidth . Growing demand for efficient DRAM memory system. OLTP on NVM:. YMMV. The Last Six Months. ?. PDL Retreat. October 2013. PDL Visit Day. May 2014. Prison Life. Washing Dishes. Not Fighting. Repentant. Cafeteria Thievery. Shankings. Making . Pruno. GOOD. Montek Singh. Oct 24, . 2016. Topics. Previous lecture on memories:. Read-Only Memories (ROMs). Static. Random-Access. . Memory (SRAM). Today:. Dynamic. Random. -Access . Memory (DRAM). 2. Dynamic . Oct 23, 2017. COMPUTER ARCHITECTURE . CS 6354. Emerging Memory Technologies. The content and concept of this course are adapted from CMU ECE 740. AGENDA. Logistics. Review . from last . lecture. Emerging Memory Technology . Xiangyao. Yu. 1. , Christopher Hughes. 2. , . Nadathur. Satish. 2. , . Onur. Mutlu. 3. , Srinivas . Devadas. 1. 1. MIT . 2 . Intel Labs . 3. ETH Zürich. Motivation. In-package DRAM has . Vivek Seshadri. Thomas Mullins, . Amirali. . Boroumand. , Onur Mutlu, . Phillip B. . Gibbons, Michael A. Kozuch, . Todd C. Mowry. Executive summary. Problem: Non-unit . strided. accesses. Present in many applications.

Download Document

Here is the link to download the presentation.
"Isolating CPU and IO Traffic by Leveraging a Dual-Data-Port DRAM"The content belongs to its owner. You may download and print it for personal use, without modification, and keep all copyright notices. By downloading, you agree to these terms.